ABSTRACT In this paper, we present a descriptive analysis of a performance index, V DIBLSS /(I on /I off ), used for performance monitoring. Scaled n-and p-channel metal-oxide-semiconductor field-effect transistors (MOSFETs) (planar and FinFET devices) are included for comparison of performance trends. Also, the simplified V DIBL /(I on /I off ) for monitoring the electrical characteristics of MOSFET devices is proposed due to the "quick measurements" required in the last step of the semiconductor manufacturing process. V DIBL /(I on /I off ) only accounts for drain-induced barrier lowering in its numerator and on/off current ratio in its denominator. The calculation process for V DIBL /(I on /I off ) is much quicker than for V DIBLSS /(I on /I off ), where we need to make an extra measurement of the value of the subthreshold swing. Performance metrics, such as I on /I off and intrinsic gain, g m × r o , are reported using V DIBLSS /(I on /I off ) and V DIBL /(I on /I off ). V DIBLSS of about 100 mV in scaled MOSFETs is required to ensure that the gate control is strong. Since I on /I off is a sensitive function of threshold voltage, the estimates of the V DIBLSS /(I on /I off ) and V DIBL /(I on /I off ) are therefore dependent on the design of threshold voltage. In planar MOSFETs, small values of V DIBLSS /(I on /I off ) and V DIBL /(I on /I off ) are hard to achieve. However, in FinFETs, it is easy to achieve the performance requirements due to its tri-gate structure.
I. INTRODUCTION
The expression, V DIBLSS /(I on /I off ), was introduced to evaluate the performance of scaled metal-oxide-semiconductor field-effect transistors (MOSFETs) [1] , [2] . Four key parameters extracted from MOSFET subthreshold characteristics are combined into a single parameter reflecting the performance. V DIBL is calculated as the difference between linear threshold voltage, V t,lin , and saturation threshold voltage, V t,sat . V SS is defined to be approximately the value of the subthreshold swing (SS). V DIBLSS is the sum of V DIBL and V SS . It is interesting to note that the value of the I on /I off , which reflects the "quality" of a transistor, is affected by the value of the V DIBLSS . I on is the drain on-state current and I off is the drain off-state current. As the gate length is reduced, the value of the V DIBLSS needs to be as small as 100 mV. The reason for this requirement is to maintain gate control over the channel potential barrier height [2] - [4] . As a result, the value of the I on /I off should be 10 6 . Hence a V DIBLSS /(I on /I off ) of about 10 −4 mV is obtained. These results are described in [2] . If a highly scaled transistor cannot meet the requirements mentioned above, we may say that the poor short-channel performance is expected and acts as a bottleneck for further scaling [5] , [6] .
We carefully studied the fundamental concepts of V DIBLSS /(I on /I off ) in more detail. As discussed earlier, for example, we showed that the V DIBLSS /(I on /I off ) value should be about (or below) 10 −4 mV. The FinFET with this requirement is to have a strong control over short-channel effects (SCEs). Note, however, that the focus was on investigating the standard-V t (SVT) devices. Thus, a descriptive analysis of the figure of merit (FoM), V DIBLSS /(I on /I off ), is limited to SVT devices and excludes low-V t (LVT) devices. As for the value of the V DIBLSS /(I on /I off ) in planar MOSFETs and the relationships between the n-channel devices and the p-channel devices in terms of V DIBLSS /(I on /I off ), these issues will be discussed in the Results and Discussion section.
In this work, our main goal is to extend the scope of the research findings for both SVT and LVT. The p-channel devices are included for comparison. Additionally, the analog performance metrics such as transconductance, g m , and output resistance, r o , are also included. FoM1, V DIBLSS /(I on /I off ), is used not only for FinFETs, but also for planar MOSFETs. In order to perform a high-throughput measurement required in the last step of the semiconductor manufacturing process, the measurement of V SS can be omitted. FoM2, V DIBL /(I on /I off ), provides us a good alternative to FoM1 for this purpose.
II. EXPERIMENT
The fabrication process for FinFET_1 is almost the same as for the FinFETs presented in [2] . For example, fin widths were between 8.2 nm and 9.1 nm, and fin heights were between 40.1 nm and 42.3 nm [2] . Both the thickness uniformity of film stacks and the critical dimension uniformity of patterned photoresist lines are enhanced and controlled because we further optimized the process conditions (for FinFETs) in this work to achieve better performance. Additionally, we present another device called FinFET_2 with lower power supply voltage (V dd = 0.5 V) implemented. The difference between FinFET_1 and FinFET_2 is that FinFET_1 is classified as an SVT device, and FinFET_2 is classified as an LVT device. (Two transistor families are achieved by using metal gate technology.) The planar MOSFETs were fabricated (including for this study). The p-channel devices were also included. It is very hard to make an apple-to-apple comparison of their electrical characteristics, but the V DIBLSS /(I on /I off ) value has an important role in reflecting the device performance measured by the wafer acceptance testing (WAT). For planar bulk, gate lengths were between 22 nm and 28 nm. For FinFETs, gate lengths were between 16 nm and 20 nm.
The major processes of planar MOSFETs are described. We used bulk silicon (Si) wafers for manufacturing of planar MOSFETs. P-well (B: 1.75×10 19 cm −3 to 3.5×10 19 cm −3 ) and n-well (P: 1.5 × 10 19 cm −3 to 3 × 10 19 cm −3 ) were performed after shallow trench isolation (STI) formation. The gate definition was then carried out. Next, the selective epitaxial growth of silicon-germanium (SiGe) was formed. For n-channel devices, the SiGe structure was absent. Rapid thermal processing (RTP) was applied to activate the implanted source/drain (S/D) dopants (As for n-channel and B for pchannel: 1 × 10 21 cm −3 to 2 × 10 21 cm −3 ) in Si. Standard replacement metal gate technology took place in subsequent processes. The hafnium oxide (HfO 2 ) gate dielectric thicknesses (17.9 Å to 19.9 Å) were measured, which is similar to [2] . This work focuses on analyzing parameters of scaled MOSFETs, such as drain-induced barrier lowering (DIBL), SS, V t,sat , I on , and I off . The transistor's FoMs mentioned above are the five must-have items in the last step of the semiconductor manufacturing process that provides us with the information about the device characteristics. Note that we use the V DIBLSS /(I on /I off ) value as the key parameter, reflecting the short-channel performance of the devices. We also measured the analog FoMs such as g m , r o , and intrinsic gain, g m × r o (in the performance measurement process), in the same devices. In other words, the V DIBLSS /(I on /I off ) value is used for monitoring not only the logic FoMs, but also the analog FoMs. Furthermore, V DIBL /(I on /I off ) is used as a quick feedback of device performance with reduced measuring time. Since it is impossible to make detailed measurements in mass production, the use of V DIBL /(I on /I off ) will become highly desirable for minimizing the gap between WAT and wafer packaging. Therefore, the V DIBL /(I on /I off ) value becomes even more important in reflecting the shortchannel performance of highly scaled MOSFETs within limited measuring time. Fig. 1(a) shows the plot of V DIBL versus log I on /I off . Our goals are: (1) to minimize the value of the V DIBL and (2) to maximize the value of the I on /I off . It is shown that I on /I off is almost independent of V DIBL for FinFETs. Due to the DIBL suppression, the gate of the FinFETs still has more control than the drain over the body of the transistor. It can also be shown that the planar MOSFETs may have reached its limit since its V DIBL value is much higher than that of the FinFETs. As the V DIBL decreases, the I on /I off increases (for planar bulk). We may say that a small V DIBL results in low subthreshold leakage current, thus increasing the I on /I off value [2] , [7] . For planar bulk, the value of the V DIBL affects the value of the I on /I off . The measured V SS versus log I on /I off is plotted in Fig. 1(b) . As the SS decreases, the I on /I off of the transistor may be increased [8] , [9] . However, due to better control of the gate over the channel of the FinFETs, the I on /I off value is not as strongly affected by decreasing V SS . As discussed earlier ( Fig. 1(a) ), the value of the V DIBL affects the value of the I on /I off for planar bulk. It is interesting to note that the V SS has a similar effect on the I on /I off as the V DIBL . Since the V DIBLSS shown in Fig. 1(c) is the sum of V DIBL and V SS , the V DIBLSS may have a similar effect on the I on /I off as the V DIBL (and the V SS ). Planar bulk's p-channel devices show that the SCEs are quite large. For p-FinFET devices, the multi-gate structure helps to gain adequate control of SCEs. As a result, small DIBL and steep SS may be obtained (for p-FinFET devices). These results are visible in Figs. 1(a), 1(b), and 1(c). Fig. 2 shows the plot of V t,sat versus log I on /I off . We observe that the value of the I on /I off is strongly affected by the value of the V t,sat . FinFET_1, classified as an SVT device, has the advantage of providing a large I on /I off . This is because of the requirement of low power (logic transistor) applications. I on /I off of about 10 6 is defined as the "threshold" to ensure good gate control over the channel potential barrier height (for SVT devices). FinFET_2, classified as an LVT device, shows a much smaller I on /I off value than FinFET_1. A low V t,sat , due to the requirement of high performance (logic transistor) applications, cannot have a large I on /I off [10] . In addition, the planar MOSFET can obtain a larger I on /I off compared to FinFET_2. (For the planar MOSFET, it has become increasingly difficult FIGURE 2. V t,sat versus log I on /I off . The V t,sat value strongly affects the I on /I off value. FinFET_2, due to the design of the LVT scheme, shows a smaller I on /I off value than FinFET_1, which is classified as an SVT device.
III. RESULTS AND DISCUSSION
to ensure that the gate control is strong.) This illustrates again the design of V t,sat decides the value of the I on /I off . In other words, V t,sat becomes the most important factor in reflecting the performance. Interestingly, the I on /I off of the planar MOSFET is also affected by both the V DIBL and the V SS values (Fig. 1) . Therefore, the trend of increasing I on /I off for planar MOSFETs is not the same as for FinFETs. In addition, planar bulk's p-channel devices, having higher V t,sat (180 mV to 220 mV), can get a larger I on /I off . (That is why V DIBLSS is larger than for n-channel devices, but the I on /I off value is comparable to n-channel devices.) Similarly, for p-FinFET devices, the value of the I on /I off (of FinFET_1) is actually smaller than for n-FinFET devices due to a smaller V t,sat . On the other hand, the shortchannel behaviors of n-and p-channel FinFET_2 devices are quite similar. Fig. 3(a) shows the plot of log FoM1, V DIBLSS /(I on /I off ), versus log I on /I off . A trend of an increasing I on /I off with a decrease in FoM1 is observed, which is consistent with the finding in previous studies [1] , [2] . The FoM1 of FinFET_1 is lower than that of FinFET_2. This is mainly due to the design of V t,sat for FinFET_1, causing it to have a large I on /I off , as discussed earlier (Fig. 2) . In other words, V t,sat decides the I on /I off value. This I on /I off in turn affects the FoM1 value. Furthermore, even if V t,sat is low, the FinFET_2 of this work is recognized as having comparable FoM1 to the planar MOSFET. This is attributed to the better control of SCEs, which results in small DIBL and steep SS values. Also, the smaller FoM2 value compared to the FoM1 value is due to the exclusion of V SS (Fig. 3(b) ). However, the FoM2 follows similar trend as the FoM1. (As the I on /I off increases, the FoM2 decreases.) This proves that the value of FoM2 can be used to monitor the electrical characteristics of scaled MOSFETs (planar and FinFET devices). Normally, the FoM1 (and the FoM2) of about 10 −4 mV and about 10 −2 mV is required for SVT and LVT, respectively. For FinFET_1, the FoM1 (and the FoM2) at the n-channel is smaller than the FoM1 (and the FoM2) at the p-channel. This is mainly because of the influence of I on /I off on the 346 VOLUME 7, 2019 FoMs. For FinFET_2, values of FoM1 (and FoM2) for both n-channel and p-channel are almost the same. For planar bulk, based on the same FoMs, p-channel gets even higher I on /I off than n-channel by having higher V t,sat (Fig. 2) . Note also that the gap between FoM2 trend lines of FinFET_1 and FinFET_2 observed is due to the exclusion of V SS . Since only V DIBL is presented in the numerator of the FoM2, the smaller V DIBL value (30 mV) compared to the V DIBLSS value (100 mV) results in a smaller FoM2. In addition, Fig. 3(b) is a plot of log FoM2 versus log I on /I off , which is intimately related to log scale behaviors. As a result, the gap between FoM2 trend lines of FinFET_1 and FinFET_2 is expected to be observed. Since highly scaled MOSFETs need to meet the V DIBLSS = 100 mV requirement, the design of V t,sat becomes even more important to the FoM1 (and the FoM2). It will be an important challenge to make these FoMs smaller without using a high V t,sat . Fig. 4(a) illustrates the g m of scaled n-and p-channel MOSFETs. It can be shown that due to degradation of gate control over the channel potential barrier height, the planar MOSFETs exhibit poorer g m than the FinFETs. Furthermore, since FinFET_2 has better SS than FinFET_1, it is expected to get a better g m . We observe that the value of the g m in n-FinFET_2 is higher than p-FinFET_2. We attribute this to the fact that the hole mobility in the channel is not enhanced by the SiGe structure in comparison to p-FinFET_1. Nevertheless, the desired short-channel behaviors (negligible V DIBL , small V SS , low leakage current) are still observed in p-FinFET_2. A plot of r o versus V DIBL shows that the r o tends to increase as the V DIBL is reduced (Fig. 4(b) ). We also observe that the influence of V DIBL on r o is strong [11] . This is more obvious for planar devices. Since FinFETs exhibit better SCEs control, the slope of the r o versus V DIBL line is steeper than its planar counterpart. This explains the I on /I off independence on V DIBL (and V SS ) shown in Fig. 1 .
Two observations of r o versus V DIBL are discussed: (1) Both FinFET_1 and planar bulk show that the p-channel r o value is smaller than the n-channel due to SCEs. n-channel FinFET_1 and FinFET_2 devices. Since the channel is between the source and the drain, the S/D structure may determine the final channel geometry (and the mobility) and the short-channel behaviors. This explains the transistor behaviors for r o versus V DIBL that the SCEs are slightly different in n-and p-channel MOSFETs. The data in Fig. 5 indicate that FinFET_1 shows larger g m × r o than FinFET_2. In other words, the value of the r o decides the value of the g m ×r o since the g m of FinFET_2 is similar to that of FinFET_1, where the g m levels are in the same scope. As a result, larger r o results in larger intrinsic gain. Recall that FinFET_2 has better SS than the planar bulk. This means that the value of the g m of FinFET_2 is higher. Also, FinFET_2 has a smaller r o than the planar bulk. Therefore, the g m × r o behaviors of FinFET_2 and planar bulk are quite similar. For both FinFET_2 and planar bulk, evidence is shown that the values of g m × r o for both n-channel and p-channel are almost the same. On the other hand, for FinFET_1, the larger r o value of the n-channel results in larger g m × r o compared to the p-channel. These data also suggest that if both values of FoM1 and FoM2 are in the same scope, then the g m × r o value would be quite similar. Actually, for these two MOSFETs (FinFET_2 and planar bulk), we may say that their g m ×r o values are lumped together. We further investigate the effect of V dd = 0.8 V on performance characteristics of FinFET_2. Planar bulk as well as the p-channel devices is excluded for simplicity. In Fig. 6 , the FoM1 (and the FoM2) dependence on the I on /I off is plotted. Because adequate control of SCEs results in small DIBL and steep SS, FinFET_2 at V dd = 0.8 V shows desirable FoM1 and FoM2 values that are even smaller than at V dd = 0.5 V. Again, we proved that the design of V t,sat decides the values of FoM1 and FoM2. The g m × r o versus log FoM1 characteristics are shown in Fig. 7(a) . It is interesting to note that the g m × r o value is significantly increased in FinFET_2 at V dd = 0.8 V. This is attributed to larger r o [12] . Additionally, trends in g m × r o versus log FoM2 in FinFET_2 are quite similar to g m × r o versus log FoM1 (Fig. 7(b) ). We observe that the gate controllability over the channel is strong enough to maintain and improve short-channel performance (for FinFET_2).
In this study, we also include some state-of-the-art scaled devices in [13] and [14] for comparison (Fig. 6) . As the improved DIBL and SS values in the short-channel regime are obtained, both FoM1 and FoM2 tend to be decreased. We observe that V t,sat is a key design parameter in assessing 348 VOLUME 7, 2019 the FoMs. (A 32 nm high-κ/metal gate transistor can get even smaller FoM1 and FoM2 values because of the better control of SCEs, as well as higher V t,sat [15] as shown in Fig. 3 .) Also, when the measurement of V SS is omitted, the FoM2 of the state-of-the-art scaled devices still follows similar trend as the FoM1.
IV. CONCLUSION
V DIBLSS /(I on /I off ) and V DIBL /(I on /I off ) used to report the performance of scaled MOSFETs have been demonstrated by experiments. We have shown that the I on /I off of about 10 4 and about 10 6 is required for high performance and low power applications, respectively. V DIBLSS of about 100 mV is necessary to ensure good gate control over the channel of a transistor; therefore, the design of V 
